FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

finalise

Browse Source
This commit is contained in:
jand 2003-07-21 12:20:41 +00:00
parent c32f1f5f2c
commit 4bf0050b01
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
myhdl/Simulation.py
View File

@ -87,6 +87,9 @@ class Simulation(object):
os.close(cosim._rt)
os.close(cosim._wf)
os.waitpid(cosim._child_pid, 0)
if _simulator._tracing:
_simulator._tracing = 0
_simulator._tf.close()
def runc(self, duration=0, quiet=0):