FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

better error msg

Browse Source
This commit is contained in:
jand 2005-12-08 09:25:04 +00:00
parent 31be8b4034
commit 4c78b0821c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/_Signal.py
View File

@ -203,7 +203,7 @@ class Signal(object):
# set next methods
def _setNextBool(self, val):
if not val in (0, 1):
raise ValueError("Expected value 0 or 1, got %s" % val)
raise ValueError("Expected boolean value, got %s (%s)" % (repr(val), type(val)))
self._next = val
def _setNextInt(self, val):