FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Solved github issue #12

Browse Source
This commit is contained in:
Jan Decaluwe 2015-03-02 18:27:02 +01:00
parent 48490359d0
commit 524a2ae95a
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
myhdl/_Signal.py
View File

@ -262,12 +262,16 @@ class _Signal(object):
# set next methods
def _setNextBool(self, val):
if isinstance(val, intbv):
val = val._val
if not val in (0, 1):
raise ValueError("Expected boolean value, got %s (%s)" % (repr(val), type(val)))
self._next = val
def _setNextInt(self, val):
if not isinstance(val, (int, long, intbv)):
if isinstance(val, intbv):
val = val._val
elif not isinstance(val, (int, long)):
raise TypeError("Expected int or intbv, got %s" % type(val))
self._next = val
@ -276,8 +280,6 @@ class _Signal(object):
val = val._val
elif not isinstance(val, (int, long)):
raise TypeError("Expected int or intbv, got %s" % type(val))
# if self._next is self._val:
# self._next = type(self._val)(self._val)
self._next._val = val
self._next._handleBounds()