FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

typo

Browse Source
This commit is contained in:
jand 2003-08-01 14:22:44 +00:00
parent 16ad67ac11
commit 551a0aeb27
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/whatsnew03/whatsnew03.tex
View File

@ -192,7 +192,7 @@ def mux(z, a, b, sel):
return mux_logic
\end{verbatim}
Note in the first version, the sensitivity list is at the beginning of
Note that in the first version, the sensitivity list is at the beginning of
the generator function code. This is traditionally done in
synthesizable RTL style modeling. However, the semantics of this style
are not entirely correct: at the start of the simulation, the