FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Merge pull request #292 from josyb/EKWCD2

Browse Source 
Enhanced VHDL keyword collision detect
This commit is contained in:
Christopher Felton 2019-01-09 06:21:57 -06:00 committed by GitHub
commit 56745dc2a5
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
myhdl/conversion/_toVHDL.py
View File

@ -368,6 +368,7 @@ def _writeModuleHeader(f, intf, needPck, lib, arch, useClauses, doc, stdLogicPor
f.write(" port (") f.write(" port (")
c = '' c = ''
for portname in intf.argnames: for portname in intf.argnames:
_nameValid(portname)
s = intf.argdict[portname] s = intf.argdict[portname]
f.write("%s" % c) f.write("%s" % c)
c = ';' c = ';'
@ -385,8 +386,8 @@ def _writeModuleHeader(f, intf, needPck, lib, arch, useClauses, doc, stdLogicPor
pt = st = _getTypeString(s) pt = st = _getTypeString(s)
if convertPort: if convertPort:
pt = "std_logic_vector" pt = "std_logic_vector"
# Check if VHDL keyword or reused name # # Check if VHDL keyword or reused name
_nameValid(s._name) # _nameValid(s._name)
if s._driven: if s._driven:
if s._read: if s._read:
if not isinstance(s, _TristateSignal): if not isinstance(s, _TristateSignal):