FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

esthetics

Browse Source
This commit is contained in:
jand 2004-01-21 17:13:45 +00:00
parent 5137baa60e
commit 5d1e8fe952
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
myhdl/_toVerilog/_analyze.py
View File

@ -233,9 +233,6 @@ class ReferenceStack(list):
# auxiliary types to aid type checking
class _EdgeDetector(object):
pass
class _Generator(object):
pass
class _AnalyzeVisitor(_ToVerilogMixin):