FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

clean-up

Browse Source
This commit is contained in:
jand 2003-01-27 22:47:21 +00:00
parent 45b4e25be4
commit 5f4e151a90
2 changed files with 7 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
myhdl/Simulation_spec.txt
View File

@ -2,10 +2,9 @@ Specification for the Simulation class
--------------------------------------
* The Simulation object constructor has an arbitrary number of
arguments with each argument being a generator, or a hierchical
sequence of generators. With a "hierarchical" sequence I mean a
sequence whose elements may themselves be sequences, and so on, down
to an arbitrary level.
arguments with each argument being a generator, or a nested sequence
of generators. A nested sequence means a sequence whose elements may
themselves be sequences, and so on, down to an arbitrary level.
* A Simulation object has a 'run(duration=None)' method. If a duration
is specified, it should be a positive integer that indicates that
@ -21,7 +20,7 @@ Specification for the Simulation class
StopSimulation exception is raised.
* When the StopSimulation exception is caught, the run method prints
the exception message and returns True.
the exception message and returns 1.

7
myhdl/__init__.py
View File

@ -5,13 +5,12 @@ import intbv
import _simulator
# sig = sig.sig
StopSimulation = Simulation.StopSimulation
join = Simulation.join
Simulation = Simulation.Simulation
posedge = Signal.posedge
negedge = Signal.negedge
# DelayedSignal = Signal.DelayedSignal
Signal = Signal.Signal
join = Simulation.join
StopSimulation = Simulation.StopSimulation
Simulation = Simulation.Simulation
now = _simulator.now
delay = delay.delay
concat = intbv.concat