FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Moved to 2008 version of ghdl - requires 0.33, expect travis fail

Browse Source
This commit is contained in:
Jan Decaluwe 2016-03-01 16:06:29 +01:00
parent 755d2b8c13
commit 62aa73f2c2
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/conversion/_verify.py
View File

@ -41,8 +41,8 @@ def registerSimulator(name=None, hdl=None, analyze=None, elaborate=None, simulat
registerSimulator( registerSimulator(
name="ghdl", name="ghdl",
hdl="VHDL", hdl="VHDL",
analyze="ghdl -a --workdir=work pck_myhdl_%(version)s.vhd %(topname)s.vhd", analyze="ghdl -a --std=08 --workdir=work pck_myhdl_%(version)s.vhd %(topname)s.vhd",
elaborate="ghdl -e --workdir=work -o %(unitname)s %(topname)s", elaborate="ghdl -e --std=08 --workdir=work %(unitname)s",
simulate="ghdl -r --workdir=work %(unitname)s" simulate="ghdl -r --workdir=work %(unitname)s"
) )