FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

blanks

Browse Source
This commit is contained in:
jand 2003-03-03 08:41:04 +00:00
parent 0ac5872e76
commit 6bcae324bb
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
example/manual/rs232.py
View File

@ -18,7 +18,7 @@ def rs232_tx(tx, data, duration=T_9600):
duration -- transmit bit duration
"""
print "-- Transmitting %s --" % hex(data)
print "TX: start bit"
tx.next = 0
@ -46,8 +46,6 @@ def rs232_rx(rx, data, duration=T_9600, timeout=MAX_TIMEOUT):
"""
# wait on start bit until timeout
yield negedge(rx), delay(timeout)
if rx == 1: