FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

slow clk

Browse Source
This commit is contained in:
jand 2006-01-11 17:10:38 +00:00
parent 2bd5eeafde
commit 6bf5465d8d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
example/cookbook/johnson/jc2_alt.py
View File

@ -9,7 +9,7 @@ def jc2_alt(goLeft, goRight, stop, clk, q):
I/O pins:
--------
clk : input free-running clock
clk : input free-running slow clock
goLeft : input signal to shift left (active-low switch)
goRight : input signal to shift right (active-low switch)
stop : input signal to stop counting (active-low switch)