FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

proof

Browse Source
This commit is contained in:
jand 2003-03-07 11:49:40 +00:00
parent ded7002bec
commit 6cdc7bf58c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
doc/modeling.tex
View File

@ -217,8 +217,8 @@ hardware memories. This can be merely a matter of putting an interface
around some data type operations. around some data type operations.
For example, a \dfn{dictionary} comes in handy to model sparse memory For example, a \dfn{dictionary} comes in handy to model sparse memory
structures. (In other languages, this data type is called \dfn{ structures. (In other languages, this data type is called
associative array}, or \dfn{hash table}.) A sparse memory is one in \dfn{associative array}, or \dfn{hash table}.) A sparse memory is one in
which only a small part of the addresses is used in a particular which only a small part of the addresses is used in a particular
application or simulation. Instead of statically allocating the full application or simulation. Instead of statically allocating the full
address space, which can be large, it is better to dynamically address space, which can be large, it is better to dynamically