FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

future statement removed

Browse Source
This commit is contained in:
jand 2004-12-27 12:31:47 +00:00
parent 7f09aa68e3
commit 6d49890d0d
2 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/_Signal.py
View File

@ -30,8 +30,6 @@ __author__ = "Jan Decaluwe <jan@jandecaluwe.com>"
__revision__ = "$Revision$"
__date__ = "$Date$"
from __future__ import generators
from inspect import currentframe, getouterframes
from copy import deepcopy as copy

1
myhdl/_Simulation.py
View File

@ -23,7 +23,6 @@ __author__ = "Jan Decaluwe <jan@jandecaluwe.com>"
__revision__ = "$Revision$"
__date__ = "$Date$"
from __future__ import generators
import sys
import os
from warnings import warn