FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Update test_always_seq.py

Browse Source 
Fixed bugs
This commit is contained in:
iamsrinivas 2015-04-17 11:10:16 -05:00
parent 01da49766e
commit 6fe06849a4
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
myhdl/test/core2/test_always_seq.py
View File

@ -28,7 +28,7 @@ def test_clock():
def logic2():
pass
except:
pytest.fail()
assert False
def test_reset():
""" check the reset parameter """
@ -37,7 +37,7 @@ def test_reset():
clock = Signal(bool(0))
reset = Signal(bool(0))
with raises(AlwaysSeqError):
with raises(AlwaysSeqError) as e:
@always_seq(clock.posedge, reset=reset)
def logic():
pass
@ -50,5 +50,5 @@ def test_reset():
def logic2():
pass
except:
pytest.fail()
assert False