FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

merge

Browse Source 
--HG--
branch : 0.8-dev
This commit is contained in:
Jan Decaluwe 2011-05-28 23:09:36 +02:00
commit 70713e6cd1
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
myhdl/test/core/test_all.py
View File

@ -22,11 +22,13 @@
import test_Simulation, test_Signal, test_intbv, test_Cosimulation, test_misc, \
test_always_comb, test_bin, test_traceSignals, test_enum, test_concat, \
test_unparse, test_inferWaiter, test_always, test_instance, test_signed
test_unparse, test_inferWaiter, test_always, test_instance, test_signed, \
test_modbv
modules = (test_Simulation, test_Signal, test_intbv, test_misc, test_always_comb,
test_bin, test_traceSignals, test_enum, test_concat,
test_unparse, test_inferWaiter, test_always, test_instance, test_signed
test_unparse, test_inferWaiter, test_always, test_instance, test_signed,
test_modbv
)
import unittest