FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

vsim intro

Browse Source
This commit is contained in:
Jan Decaluwe 2010-09-11 23:15:09 +02:00
parent 1a438778b9
commit 71123d8996
6 changed files with 21 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
.hgignore
View File

@ -3,6 +3,8 @@ syntax: glob
.pydevproject .pydevproject
CHANGELOG.txt CHANGELOG.txt
MANIFEST MANIFEST
modelsim.ini
transcript
*~ *~
*.pyc *.pyc
*.swp *.swp
@ -18,9 +20,12 @@ MANIFEST
*.vcd *.vcd
*.0 *.0
*.bak *.bak
*.wlf
doc/build doc/build
build/ build/
dist/ dist/
old_conversion/ old_conversion/
work/ work/
work_vlog/ work_vlog/
work_vcom/

3
myhdl/test/conversion/general/vcom.py Normal file
View File

@ -0,0 +1,3 @@
from myhdl.conversion import verify, analyze
verify.simulator = analyze.simulator = "vcom"

3
myhdl/test/conversion/general/vlog.py Normal file
View File

@ -0,0 +1,3 @@
from myhdl.conversion import verify, analyze
verify.simulator = analyze.simulator = "vlog"

5
myhdl/test/conversion/toVerilog2/Makefile
View File

@ -1,4 +1,7 @@
all: cver all: vlog
vlog:
py.test vlog.py test_*.py
icarus: icarus:
py.test icarus.py test_*.py py.test icarus.py test_*.py

3
myhdl/test/conversion/toVerilog2/vcom.py Normal file
View File

@ -0,0 +1,3 @@
from myhdl.conversion import verify, analyze
verify.simulator = analyze.simulator = "vcom"

3
myhdl/test/conversion/toVerilog2/vlog.py Normal file
View File

@ -0,0 +1,3 @@
from myhdl.conversion import verify, analyze
verify.simulator = analyze.simulator = "vlog"