FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

enabled all test when running directly

Browse Source
This commit is contained in:
Chris Felton 2015-03-18 11:02:13 -05:00
parent 3ef676ac68
commit 72605327c1
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
myhdl/test/conversion/general/test_interfaces3.py
View File

@ -192,15 +192,15 @@ if __name__ == '__main__':
print(sys.argv[1]) print(sys.argv[1])
verify.simulator = analyze.simulator = sys.argv[1] verify.simulator = analyze.simulator = sys.argv[1]
print("*** verify myhdl simulation") print("*** verify myhdl simulation")
#Simulation(c_testbench_one()).run() Simulation(c_testbench_one()).run()
#Simulation(c_testbench_two()).run() Simulation(c_testbench_two()).run()
Simulation(c_testbench_three()).run() Simulation(c_testbench_three()).run()
print("*** myhdl simulation ok") print("*** myhdl simulation ok")
print("") print("")
print("*** myhdl verify conversion") print("*** myhdl verify conversion")
#print(verify(c_testbench_one)) print(verify(c_testbench_one))
#print(verify(c_testbench_two)) print(verify(c_testbench_two))
print(verify(c_testbench_three)) print(verify(c_testbench_three))
print("*** myhdl conversion ok") print("*** myhdl conversion ok")
print("") print("")