FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

to 0.5.1

Browse Source
This commit is contained in:
jand 2006-04-27 11:01:34 +00:00
parent a37de0d825
commit 77e2887c47
5 changed files with 9 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
CHANGES.txt
View File

@ -1,6 +1,9 @@
Release 0.5.1 Development
Release 0.5.1 28-Apr-2006
-------------------------
Maintenance release for 0.5.
See the bug tracker for fixed issues.
Release 0.5 29-Dec-2005
-----------------------

2
cosimulation/cver/makefile.lnx
View File

@ -2,7 +2,7 @@
WARNS=-Wall
# change this path to point to the pli include files directory for cver
INCS=-I$(HOME)/gplcver-2.11a.src/pli_incs
INCS=-I$(HOME)/tools/gplcver-2.11a.src/pli_incs
# maybe want -O<something> and/or -g
CFLAGS= -fPIC -Wall -g $(INCS)
LFLAGS= -G -shared -export-dynamic

4
doc/texinputs/boilerplate.tex
View File

@ -3,7 +3,7 @@
Email: \email{jan@jandecaluwe.com}
}
\date{April 22, 2006} % XXX update before release!
\release{0.5.1} % software release, not documentation
\date{April 28, 2006} % XXX update before release!
\release{0.5.1} % software release, not documentation
\setreleaseinfo{} % empty for final release
\setshortversion{0.5} % major.minor only for software

2
myhdl/__init__.py
View File

@ -48,7 +48,7 @@ __author__ = "Jan Decaluwe <jan@jandecaluwe.com>"
__revision__ = "$Revision$"
__date__ = "$Date$"
__version__ = "0.5.1dev1"
__version__ = "0.5.1"
import sys
import warnings

2
setup.py
View File

@ -32,7 +32,7 @@ Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
setup(name="myhdl",
version="0.5.1dev1",
version="0.5.1",
description="Python as a Hardware Description Language",
long_description = "See home page.",
author="Jan Decaluwe",