FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

private name

Browse Source
This commit is contained in:
jand 2003-05-17 21:53:59 +00:00
parent f8be45bd3f
commit 8032e2f661
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
myhdl/Simulation.py
View File

@ -77,7 +77,7 @@ class Simulation(object):
del _siglist[:]
def finalize(self):
def _finalize(self):
cosim = self._cosim
if cosim:
_simulator._cosim = 0
@ -184,11 +184,11 @@ class Simulation(object):
except StopSimulation:
if not quiet:
printExcInfo()
self.finalize()
self._finalize()
return 0
except:
self.finalize()
self._finalize()
raise