FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

error handling

Browse Source
This commit is contained in:
jand 2006-09-15 14:21:58 +00:00
parent 627e8f2e11
commit 80c742a99f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/_toVHDL/_convert.py
View File

@ -473,9 +473,9 @@ class _ConvertVisitor(_ToVerilogMixin):
elif ds < 0: elif ds < 0:
pre, suf = "resize(", ", %s)" % ts pre, suf = "resize(", ", %s)" % ts
else: else:
assertNotImplementedError raise NotImplementedError
else: else:
assertNotImplementedError assert NotImplementedError
self.write(pre) self.write(pre)
self.write("%s(" % op) self.write("%s(" % op)
self.write(prel) self.write(prel)