FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

exception message bug

Browse Source
This commit is contained in:
jand 2003-01-31 16:30:19 +00:00
parent def2129ae1
commit 80d0be3048
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
myhdl/intbv.py
View File

@ -104,7 +104,7 @@ class intbv(object):
j = 0
if i <= j or i < 1 or j < 0:
raise ValueError, "intbv[i:j]: requires i > j >= 0" \
" i, j ,v == %s, %s %s" % (i, j, val)
" i, j == %s, %s" % (i, j)
res = intbv((self._val & 2**i-1) >> j)
res._len = i-j
return res
@ -126,7 +126,6 @@ class intbv(object):
raise ValueError, "intbv[i:j] = v: requires i > j >= 0" \
" i, j ,v == %s, %s %s" % (i, j, val)
if val >= 2**(i-j) or val < -2**(i-j):
print val, abs(val), i, j
raise ValueError, "intbv[i:j] = v: abs(v) too large\n" \
" i, j ,v == %s, %s %s" % (i, j, val)
mask = (2**(i-j))-1