FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Corrected error in which toVHDL wasn't being updated in the tests to actually set no_initial_value=False.

Browse Source
This commit is contained in:
Henry Gomersall 2016-02-26 20:55:15 +00:00
parent 0c315d3ae7
commit 843eb9eb4a
No known key found for this signature in database
GPG Key ID: 67F4313D73CED5A6
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
myhdl/test/conversion/general/test_initial_values.py
View File

@ -60,15 +60,17 @@ def initial_value_bench(initial_val, change_input_signal):
return clkgen, output_driver, compare_output return clkgen, output_driver, compare_output
def runner(initial_val, change_input_signal=False): def runner(initial_val, change_input_signal=False):
pre_no_initial_value = toVerilog.no_initial_value pre_toVerilog_no_initial_value = toVerilog.no_initial_value
pre_toVHDL_no_initial_value = toVerilog.no_initial_value
toVerilog.no_initial_value = False toVerilog.no_initial_value = False
toVHDL.no_initial_value = False
assert conversion.verify( assert conversion.verify(
initial_value_bench, initial_val, change_input_signal) == 0 initial_value_bench, initial_val, change_input_signal) == 0
toVerilog.no_initial_value = pre_no_initial_value toVerilog.no_initial_value = pre_toVerilog_no_initial_value
toVHDL.no_initial_value = pre_toVHDL_no_initial_value
def test_unsigned(): def test_unsigned():
'''The correct initial value should be used for unsigned type signal. '''The correct initial value should be used for unsigned type signal.