FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

refined test to find previously undetected bug

Browse Source
This commit is contained in:
jand 2003-08-27 20:01:21 +00:00
parent 4c0eeec8ac
commit 87cb21523d
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/test_Signal.py
View File

@ -30,6 +30,7 @@ random.seed(1) # random, but deterministic
import sys
maxint = sys.maxint
import types
import copy
import unittest
from unittest import TestCase
@ -111,7 +112,10 @@ class SigTest(TestCase):
def testUpdate(self):
""" _update() should assign next into val """
for s, n in zip(self.sigs, self.nexts):
cur = copy.copy(s.val)
s.next = n
# assigning to next should not change current value ...
self.assert_(s.val == cur)
s._update()
self.assert_(s.val == n)