FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

fix test 134

Browse Source 
wrong number and add xfail
This commit is contained in:
nturley 2015-11-07 21:53:35 -06:00
parent ed9d2a9e90
commit 8cc5f23dcb
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
myhdl/test/bugs/test_issue134.py
View File

@ -4,6 +4,7 @@ can get renamed to the name of the argument. When the
function is called multiple times, this causes name collisions """
from __future__ import absolute_import
import pytest
from myhdl import *
from myhdl.conversion import verify
@ -18,12 +19,13 @@ def invert(sigin, sigout):
sigout.next = not sigin
return foo
def issue_133(ab_in, ab_out):
def issue_134(ab_in, ab_out):
""" Instantiate an inverter for each signal """
inverta = invert(ab_in.a, ab_out.a)
invertb = invert(ab_in.b, ab_out.b)
return inverta, invertb
def test_issue_133():
@pytest.mark.xfail
def test_issue_134():
""" check for port name collision"""
assert verify(issue_133, AB(), AB()) == 0
assert verify(issue_134, AB(), AB()) == 0