FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

error handling

Browse Source
This commit is contained in:
jand 2003-11-03 17:54:25 +00:00
parent 35b8d86546
commit 970499257d
1 changed files with 8 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
myhdl/_toVerilog.py
View File

@ -32,17 +32,10 @@ from sets import Set
from types import GeneratorType, ClassType
from cStringIO import StringIO
from myhdl import Signal, intbv
from myhdl._extractHierarchy import _HierExtr, _findInstanceName
from myhdl._Error import Error
class ToVerilogError(Error):
pass
def _flatten(*args):
l = []
for arg in args:
@ -54,18 +47,19 @@ def _flatten(*args):
raise ArgumentError
return l
_converting = 0
_profileFunc = None
class ToVerilogError(Error):
pass
class _error:
pass
_error.TopLevelName = "Result of toVerilog call should be assigned to a top level name"
_error.ArgType = "toVerilog first argument should be a classic function"
_error.NotSupported = "Not supported"
_error.TopLevelName = "Result of toVerilog call should be assigned to a top level name"
_error.SigMultipleDriven = "Signal has multiple drivers"
_error.UndefinedBitWidth = "Signal has undefined bit width"
_error.UndrivenSignal = "Signal is not driven"
_error.NotSupported = "Not supported"
_error.Requirement = "Requirement violation"
@ -267,13 +261,6 @@ class _NotSupportedVisitor(_ToVerilogMixin):
self.raiseError(node, _error.NotSupported, "unary subtraction")
class SignalAsInoutError(Error):
"""signal used as inout"""
class SignalMultipleDrivenError(Error):
"""signal has multiple drivers"""
INPUT, OUTPUT, INOUT = range(3)
class _AnalyzeGenVisitor(_NotSupportedVisitor, _ToVerilogMixin):
@ -291,7 +278,7 @@ class _AnalyzeGenVisitor(_NotSupportedVisitor, _ToVerilogMixin):
for n in self.outputs:
s = self.sigdict[n]
if s._driven:
raise SignalMultipleDrivenError(n)
self.raiseError(node, _error._SigMultipleDriven, n)
s._driven = True
for n in self.inputs:
s = self.sigdict[n]
@ -485,7 +472,7 @@ class _EvalIntExprVisitor(_ToVerilogMixin):
def visitConst(self, node):
val = node.val = eval(node.value)
self._require(isinstance(val, int), "Expected integer constant", node)
self._require(node, isinstance(val, int), "Expected integer constant")
def visitName(self, node):
self._require(node, node.name in self.symdict, \