FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Proof

Browse Source
This commit is contained in:
jand 2003-03-07 17:03:11 +00:00
parent dca94cab71
commit 9734e4ded7
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
doc/informal.tex
View File

@ -621,8 +621,8 @@ def testNoJoin():
\end{verbatim}
Simulating this shows how the transmission of the new byte starts
before the previous is one if received, potentially creating
additional transmission errors:
before the previous one is received, potentially creating additional
transmission errors:
\begin{verbatim}
-- Transmitting 0xc5 --