FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Merge pull request #119 from josyb/GroupMemSignalsinVCD

Browse Source 
[enhancement] added scope-module// upscope around mem signals in.vcd
This commit is contained in:
jandecaluwe 2015-08-07 22:14:15 +02:00
commit 97f9b3479b
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/_traceSignals.py
View File

@ -179,6 +179,7 @@ def _writeVcdSigs(f, hierarchy, tracelists):
# all memories are flattened and renamed.
if tracelists:
for n in memdict.keys():
print("$scope module {} $end" .format(n), file=f)
memindex = 0
for s in memdict[n].mem:
sval = _getSval(s)
@ -197,6 +198,7 @@ def _writeVcdSigs(f, hierarchy, tracelists):
else:
print("$var real 1 %s %s(%i) $end" % (s._code, n, memindex), file=f)
memindex += 1
print("$upscope $end", file=f)
for i in range(curlevel):
print("$upscope $end", file=f)
print(file=f)