FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Merge pull request #1 from jck/cfelton-master

Browse Source 
mark test of yet to be solved bug as an expected failure
This commit is contained in:
Christopher Felton 2015-03-18 19:48:52 -05:00
commit 9ba45e3310
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
myhdl/test/conversion/general/test_interfaces3.py
View File

@ -2,6 +2,8 @@ from __future__ import absolute_import
import sys
import pytest
from myhdl import *
from myhdl import ConversionError
from myhdl.conversion._misc import _error
@ -9,6 +11,9 @@ from myhdl.conversion import analyze, verify
from myhdl import *
xfail_ghdl = pytest.mark.xfail(verify.simulator == 'GHDL',
reason='issue #33')
class Intf1:
def __init__(self, x):
self.x = Signal(intbv(0, min=x.min, max=x.max))
@ -184,6 +189,7 @@ def test_three_analyze():
intf = IntfWithConstant2()
analyze(m_top_const, clock, reset, x, y, intf)
@xfail_ghdl
def test_three_verify():
assert verify(c_testbench_three) == 0