FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

doc string bugs

Browse Source
This commit is contained in:
jand 2003-07-04 21:28:06 +00:00
parent f7d707e4ad
commit 9c33d40af6
2 changed files with 3 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
myhdl/test_Signal.py
View File

@ -77,7 +77,7 @@ class SigTest(TestCase):
self.fail()
def testPosedgeAttrReadOnly(self):
""" val attribute should not be writable"""
""" posedge attribute should not be writable"""
s1 = Signal(1)
try:
self.s1.posedge = 1
@ -87,7 +87,7 @@ class SigTest(TestCase):
self.fail()
def testNegedgeAttrReadOnly(self):
""" val attribute should not be writable"""
""" negedge attribute should not be writable"""
s1 = Signal(1)
try:
self.s1.negedge = 1
@ -101,7 +101,7 @@ class SigTest(TestCase):
self.assertRaises(TypeError, Signal)
def testInitialization(self):
""" initial val and next should be equal but not identical """
""" initial val and next should be equal """
for s in self.sigs:
self.assertEqual(s.val, s.next)

14
myhdl/test_intbvbounds.py
View File

@ -52,7 +52,6 @@ class TestIntbvBounds(TestCase):
else:
self.fail()
def testSliceAssign(self):
a = intbv(min=-24, max=34)
for i in (-24, -2, 13, 33):
@ -76,8 +75,6 @@ class TestIntbvBounds(TestCase):
pass
else:
self.fail()
def checkBounds(self, i, j, op):
a = intbv(i)
@ -150,17 +147,6 @@ class TestIntbvBounds(TestCase):
def testIRShift(self):
self.checkOp(">>=")
if __name__ == "__main__":
unittest.main()