FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Merge branch '0.9-maintenance'

Browse Source
This commit is contained in:
Jan Decaluwe 2015-11-01 21:02:07 +01:00
commit 9dffa04130
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/conversion/_toVerilog.py
View File

@ -328,7 +328,9 @@ def _writeSigDecls(f, intf, siglist, memlist):
c = int(s.val)
else:
raise ToVerilogError("Unexpected type for constant signal", s._name)
print("assign %s = %s;" % (s._name, c), file=f)
c_len = s._nrbits
c_str = "%s"%c
print("assign %s = %s'd%s;" % (s._name, c_len, c_str), file=f)
print(file=f)
# shadow signal assignments
for s in siglist: