FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

autodetect include dir in modelsim cosim makefile

Browse Source
This commit is contained in:
Keerthan Jaic 2015-03-30 17:31:06 -04:00
parent 98388018b1
commit 9fc795ca7a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
cosimulation/modelsim/Makefile
View File

@ -2,7 +2,7 @@
WARNS=-Wall
# change this path to point to the pli include files directory for cver
INCS=-I /opt/Altera/11.0/modelsim_ase/include
INCS=-I $(shell dirname `which vsim`)/../include
# maybe want -O<something> and/or -g