FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

makefile

Browse Source
This commit is contained in:
jand 2007-12-29 12:55:32 +00:00
parent 77a0d8c1d4
commit a8ee894ddf
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
myhdl/test/toVHDL/Makefile Normal file
View File

@ -0,0 +1,7 @@
all: GHDL
GHDL:
py.test GHDL.py test_*.py
clean:
- rm *.o *.out *.v *.vhd *.pyc *~ *.vcd* *.log