FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

type error message

Browse Source
This commit is contained in:
jand 2004-12-29 20:50:27 +00:00
parent 57bd2dd857
commit aa004c9ab3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/_Simulation.py
View File

@ -159,7 +159,7 @@ class Simulation(object):
if not exc: if not exc:
exc = clause exc = clause
else: else:
raise TypeError("type of yield clause %s is %s" % raise TypeError("yield clause %s has type %s" %
(repr(clause), type(clause))) (repr(clause), type(clause)))
if cosim: if cosim: