FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

tests

Browse Source
This commit is contained in:
jand 2003-05-14 19:49:35 +00:00
parent 4ee436f37c
commit b08bb8caa3
3 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/Cosimulation.py
View File

@ -132,7 +132,7 @@ class Cosimulation(object):
toSizes.append(int(e[i+1]))
os.write(wf, "OK")
elif e[0] == "START":
if not toSignames:
if not toSignames and not fromSignames:
raise NoCommunicationError
os.write(wf, "OK")
break

4
myhdl/test_Cosimulation.py
View File

@ -266,7 +266,9 @@ class CosimulationTest(TestCase):
buf += " "
os.write(wt, buf)
def suite():
return unittest.makeSuite(CosimulationTest, 'test')
if __name__ == "__main__":
unittest.main()

2
myhdl/test_all.py
View File

@ -23,7 +23,7 @@ __author__ = "Jan Decaluwe <jan@jandecaluwe.com>"
__version__ = "$Revision$"
__date__ = "$Date$"
import test_Simulation, test_Signal, test_intbv
import test_Simulation, test_Signal, test_intbv, test_Cosimulation
modules = (test_Simulation, test_Signal, test_intbv)