FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

add test targets to icarus, modelsim makefiles

Browse Source
This commit is contained in:
Keerthan Jaic 2015-03-29 09:57:37 -04:00
parent a9a9bb21c3
commit b102b86d72
3 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cosimulation/icarus/Makefile
View File

@ -3,5 +3,9 @@ all: myhdl.vpi
myhdl.vpi: myhdl.c myhdl_table.c
iverilog-vpi myhdl.c myhdl_table.c
.PHONY: test
test: myhdl.vpi
make -C test
clean:
-rm *.o *.vpi

5
cosimulation/modelsim/Makefile
View File

@ -28,4 +28,7 @@ myhdl_vpi.so: myhdl_vpi.o
clean:
-rm *.o *.so
.PHONY: test
test: myhdl_vpi.so
make -C test

2
cosimulation/modelsim/test/Makefile Normal file
View File

@ -0,0 +1,2 @@
all:
python test_all.py