FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

default value 0 check

Browse Source
This commit is contained in:
jand 2003-06-30 16:18:45 +00:00
parent bd58589e86
commit b1611b1e0f
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/test_intbv.py
View File

@ -35,6 +35,10 @@ import operator
from intbv import intbv
concat = intbv.concat
class TestIntbvInit(TestCase):
def testDefaultValue(self):
self.assertEqual(intbv(), 0)
class TestIntbvConcat(TestCase):