FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

added doc

Browse Source
This commit is contained in:
jand 2003-08-01 13:38:06 +00:00
parent 4d2c6e822e
commit b2b1b84faf
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/__init__.py
View File

@ -38,6 +38,8 @@ concat -- function to concat ints, bitstrings, bools, intbvs, Signals
-- returns an intbv -- returns an intbv
instances -- function that returns all instances defined in a function instances -- function that returns all instances defined in a function
always_comb -- function that returns an input-sensitive generator always_comb -- function that returns an input-sensitive generator
enum -- function that returns an enumeration type
traceSignals -- function that enables signal tracing in a VCD file
""" """