FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Update _ShadowSignal.py

Browse Source 
removed dangling ']' in toVerilog()
This commit is contained in:
Josy Boelen 2015-05-23 16:19:00 +02:00
parent 9287256714
commit b7050d3b14
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/_ShadowSignal.py
View File

@ -229,7 +229,7 @@ class ConcatSignal(_ShadowSignal):
if isinstance(a, _Signal): if isinstance(a, _Signal):
lines.append("assign %s[%s-1:%s] = %s;" % (self._name, hi, lo, a._name)) lines.append("assign %s[%s-1:%s] = %s;" % (self._name, hi, lo, a._name))
else: else:
lines.append("assign %s[%s-1:%s] = 'b%s;" % (self._name, hi, lo, bin(ini[hi:lo],w)])) lines.append("assign %s[%s-1:%s] = 'b%s;" % (self._name, hi, lo, bin(ini[hi:lo],w)))
hi = lo hi = lo
return "\n".join(lines) return "\n".join(lines)