FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

added things

Browse Source
This commit is contained in:
jand 2003-07-18 10:02:53 +00:00
parent cf16756f91
commit baf79bd3dd
1 changed files with 9 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
doc/whatsnew03/whatsnew03.tex
View File

@ -1,9 +1,13 @@
\documentclass{howto}
\usepackage{distutils}
% \usepackage{distutils}
\usepackage{palatino}
\renewcommand{\ttdefault}{cmtt}
\renewcommand{\sfdefault}{cmss}
\newcommand{\myhdl}{\protect \mbox{MyHDL}}
\usepackage{graphicx}
% $Id$
\title{What's New in MyHDL 0.3}
\title{What's New in \myhdl\ 0.3}
\release{0.3}
\author{Jan Decaluwe}
\authoraddress{\email{jan@jandecaluwe.com}}
@ -19,13 +23,13 @@
\includegraphics{tbfsm.png}
\fi
MyHDL now has support for waveform viewing. During simulation, signal
\myhdl\ now has support for waveform viewing. During simulation, signal
changes can be written to a VCD output file. The VCD file can then be
loaded in a waveform viewer tool.
loaded and viewed in a waveform viewer tool.
The user interface of this feature consists of a single function,
\function{trace_sigs()}. To explain how it works, recall that in
MyHDL, instances are created by calling a function that returns a
\myhdl{}, instances are created by calling a function that returns a
sequence of generators. For example:
\begin{verbatim}