FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

spelling

Browse Source
This commit is contained in:
jand 2005-12-19 14:16:17 +00:00
parent e4f41c5290
commit bd305eb63f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
example/manual/greetings.py
View File

@ -31,9 +31,9 @@ def greetings():
clk2 = Signal(0) clk2 = Signal(0)
clkdriver_1 = ClkDriver(clk1) # positional and default association clkdriver_1 = ClkDriver(clk1) # positional and default association
clkdriver_2 = ClkDriver(clk=clk2, period=19) # named assocation clkdriver_2 = ClkDriver(clk=clk2, period=19) # named association
hello_1 = Hello(clk=clk1) # named and default association hello_1 = Hello(clk=clk1) # named and default association
hello_2 = Hello(to="MyHDL", clk=clk2) # named assocation hello_2 = Hello(to="MyHDL", clk=clk2) # named association
return clkdriver_1, clkdriver_2, hello_1, hello_2 return clkdriver_1, clkdriver_2, hello_1, hello_2