FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Fixed issue #3

Browse Source
This commit is contained in:
Jan Decaluwe 2013-09-14 12:53:53 +02:00
parent 09e8a6384e
commit bda7504d5e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/_always_seq.py
View File

@ -220,7 +220,7 @@ class _SigNameVisitor(ast.NodeVisitor):
elif self.context == OUTPUT:
self.outputs.add(id)
elif self.context == INOUT:
raise AlwaysSeqError(_error.SigAugAssign % id)
raise AlwaysSeqError(_error.SigAugAssign, id)
else:
raise AssertionError("bug in always_seq")