FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Solved edge inference bug

Browse Source
This commit is contained in:
Jan Decaluwe 2010-06-20 14:56:25 +02:00
parent 34fd26e5a8
commit bdeb8c0805
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/conversion/_analyze.py
View File

@ -918,6 +918,8 @@ class _AnalyzeVisitor(ast.NodeVisitor, _ConversionMixin):
def visit_Num(self, node): def visit_Num(self, node):
node.signed = False node.signed = False
n = node.n n = node.n
# assign to value attribute for backwards compatibility
node.value = n
if n in (0, 1): if n in (0, 1):
node.obj = bool(n) node.obj = bool(n)
elif isinstance(n, int): elif isinstance(n, int):