FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

print

Browse Source
This commit is contained in:
jand 2003-02-15 09:15:21 +00:00
parent 2c4583c2b7
commit bf6a10fcda
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/informal.tex
View File

@ -285,7 +285,7 @@ def testBench(width):
for i in range(2**width):
B.next = intbv(i)
yield delay(10)
print "B: %s | G: %s" % (bin(B.val, width), bin(G.val, width))
print "B: " + bin(B.val, width) + "| G: " + bin(G.val, width)
return (dut, stimulus())