FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

deduplicate version info

Browse Source
This commit is contained in:
Keerthan Jaic 2015-03-24 03:57:27 -04:00
parent db677326eb
commit c673f1c1c5
1 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
setup.py
View File

@ -1,5 +1,7 @@
""" myhdl's distribution and installation script. """ """ myhdl's distribution and installation script. """
import ast
import re
import sys import sys
if sys.version_info < (2, 6) or (3, 0) <= sys.version_info < (3, 4): if sys.version_info < (2, 6) or (3, 0) <= sys.version_info < (3, 4):
@ -12,9 +14,17 @@ try:
except ImportError: except ImportError:
from distutils.core import setup from distutils.core import setup
_version_re = re.compile(r'__version__\s+=\s+(.*)')
with open('myhdl/__init__.py', 'rb') as f:
version = str(ast.literal_eval(_version_re.search(
f.read().decode('utf-8')).group(1)))
setup( setup(
name="myhdl", name="myhdl",
version="0.9.dev0", version=version,
description="Python as a Hardware Description Language", description="Python as a Hardware Description Language",
long_description="See home page.", long_description="See home page.",
author="Jan Decaluwe", author="Jan Decaluwe",