FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

use pep440 compatible dev version number

Browse Source
This commit is contained in:
Keerthan Jaic 2015-03-24 03:29:40 -04:00
parent 821fc1cd6c
commit c79bbc72c1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/__init__.py
View File

@ -52,7 +52,7 @@ toVerilog -- function that converts a design to Verilog
from __future__ import absolute_import from __future__ import absolute_import
from __future__ import print_function from __future__ import print_function
__version__ = "0.9dev" __version__ = "0.9.dev0"
import sys import sys
import warnings import warnings