FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Added test for issue 169

Browse Source
This commit is contained in:
srivatsansoft 2016-05-24 23:03:33 +05:30
parent eb770a199d
commit c8e0dce0c7
1 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
myhdl/test/bugs/test_issue_169.py
View File

@ -12,9 +12,11 @@ class Test1:
@instance
def func():
while True:
i = 0
while i <= 100:
yield delay(10)
self.clock.next = not self.clock
i = i + 1
return func
@ -28,9 +30,11 @@ class Test2:
@instance
def func():
while True:
i = 0
while i <= 100:
yield delay(10)
self.clock.next = not self.clock
i = i + 1
return func
@ -48,8 +52,8 @@ def test_bench():
@pytest.mark.xfail
def test_issue_169():
test_inst = testbench()
assert test_inst.verify_convert() == 0
test_inst = test_bench()
assert test_inst.verify_convert() == True
if __name__ == '__main__':
test_issue_169()