FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

update mux2 example to python3 (print) (#363)

Browse Source
This commit is contained in:
Rafael Corsi 2022-04-26 12:50:38 -03:00 committed by GitHub
parent 1a4f5cd4e9
commit cf8e4423a7
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
example/manual/mux2.py
View File

@ -26,11 +26,11 @@ z, a, b, sel = [Signal(0) for i in range(4)]
mux_1 = Mux(z, a, b, sel) mux_1 = Mux(z, a, b, sel)
def test(): def test():
print "z a b sel" print("z a b sel")
for i in range(8): for i in range(8):
a.next, b.next, sel.next = randrange(8), randrange(8), randrange(2) a.next, b.next, sel.next = randrange(8), randrange(8), randrange(2)
yield delay(10) yield delay(10)
print "%s %s %s %s" % (z, a, b, sel) print("%s %s %s %s" % (z, a, b, sel))
test_1 = test() test_1 = test()