FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Fix cosim test for pytest

Browse Source
This commit is contained in:
Keerthan Jaic 2015-06-24 14:11:06 -04:00
parent f750688630
commit d25274b0d8
1 changed files with 53 additions and 56 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

109
myhdl/test/core/test_Cosimulation.py
View File

@ -21,6 +21,7 @@
from __future__ import absolute_import from __future__ import absolute_import
import gc
import sys import sys
import os import os
import errno import errno
@ -35,10 +36,11 @@ MAXLINE = 4096
import pytest import pytest
from myhdl import Signal from myhdl import Signal
import myhdl
from myhdl._Cosimulation import Cosimulation, CosimulationError, _error from myhdl._Cosimulation import Cosimulation, CosimulationError, _error
from myhdl._compat import to_bytes, PYPY from myhdl._compat import to_bytes, PYPY
exe = "python {0} CosimulationTest".format(os.path.abspath(__file__)) exe = "python {0} ".format(os.path.abspath(__file__))
fromSignames = ['a', 'bb', 'ccc'] fromSignames = ['a', 'bb', 'ccc']
fromSizes = [1, 11, 63] fromSizes = [1, 11, 63]
@ -56,27 +58,26 @@ toXVals = ["X00", "FZ3", "34XZ", "56U"]
allSigs = fromSigs.copy() allSigs = fromSigs.copy()
allSigs.update(toSigs) allSigs.update(toSigs)
@pytest.mark.xfail(PYPY, reason="This test does not work on pypy") @pytest.mark.xfail(PYPY, reason="This test does not work on pypy")
class TestCosimulation: class TestCosimulation:
def setup_method(self, method):
gc.collect()
def testWrongExe(self): def testWrongExe(self):
try: with pytest.raises(CosimulationError) as excinfo:
Cosimulation("bla -x 45") Cosimulation("bla -x 45")
except CosimulationError as e: assert excinfo.value.kind == _error.OSError
assert e.kind == _error.OSError
else:
raise AssertionError
def testNotUnique(self): def testNotUnique(self):
cosim1 = Cosimulation(exe + ".cosimNotUnique", **allSigs) cosim1 = Cosimulation(exe + "cosimNotUnique", **allSigs)
try: with pytest.raises(CosimulationError) as excinfo:
Cosimulation(exe + ".cosimNotUnique", **allSigs) Cosimulation(exe + "cosimNotUnique", **allSigs)
except CosimulationError as e: assert excinfo.value.kind == _error.MultipleCosim
assert e.kind == _error.MultipleCosim
else:
raise AssertionError
def cosimNotUnique(self): @staticmethod
def cosimNotUnique():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
os.write(wt, b"TO 00 a 1") os.write(wt, b"TO 00 a 1")
@ -87,11 +88,12 @@ class TestCosimulation:
os.read(rf, MAXLINE) os.read(rf, MAXLINE)
def testFromSignals(self): def testFromSignals(self):
cosim = Cosimulation(exe + ".cosimFromSignals", **allSigs) cosim = Cosimulation(exe + "cosimFromSignals", **allSigs)
assert cosim._fromSignames == fromSignames assert cosim._fromSignames == fromSignames
assert cosim._fromSizes == fromSizes assert cosim._fromSizes == fromSizes
def cosimFromSignals(self): @staticmethod
def cosimFromSignals():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
buf = "FROM 00 " buf = "FROM 00 "
@ -105,13 +107,14 @@ class TestCosimulation:
os.read(rf, MAXLINE) os.read(rf, MAXLINE)
def testToSignals(self): def testToSignals(self):
cosim = Cosimulation(exe + ".cosimToSignals", **toSigs) cosim = Cosimulation(exe + "cosimToSignals", **toSigs)
assert cosim._fromSignames == [] assert cosim._fromSignames == []
assert cosim._fromSizes == [] assert cosim._fromSizes == []
assert cosim._toSignames == toSignames assert cosim._toSignames == toSignames
assert cosim._toSizes == toSizes assert cosim._toSizes == toSizes
def cosimToSignals(self): @staticmethod
def cosimToSignals():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
buf = "TO 00 " buf = "TO 00 "
@ -125,13 +128,14 @@ class TestCosimulation:
os.read(rf, MAXLINE) os.read(rf, MAXLINE)
def testFromToSignals(self): def testFromToSignals(self):
cosim = Cosimulation(exe + ".cosimFromToSignals", **allSigs) cosim = Cosimulation(exe + "cosimFromToSignals", **allSigs)
assert cosim._fromSignames == fromSignames assert cosim._fromSignames == fromSignames
assert cosim._fromSizes == fromSizes assert cosim._fromSizes == fromSizes
assert cosim._toSignames == toSignames assert cosim._toSignames == toSignames
assert cosim._toSizes == toSizes assert cosim._toSizes == toSizes
def cosimFromToSignals(self): @staticmethod
def cosimFromToSignals():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
buf = "FROM 00 " buf = "FROM 00 "
@ -148,14 +152,12 @@ class TestCosimulation:
os.read(rf, MAXLINE) os.read(rf, MAXLINE)
def testTimeZero(self): def testTimeZero(self):
try: with pytest.raises(CosimulationError) as excinfo:
Cosimulation(exe + ".cosimTimeZero", **allSigs) Cosimulation(exe + "cosimTimeZero", **allSigs)
except CosimulationError as e: assert excinfo.value.kind == _error.TimeZero
assert e.kind == _error.TimeZero
except:
raise AssertionError
def cosimTimeZero(self): @staticmethod
def cosimTimeZero():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
buf = "TO 01 " buf = "TO 01 "
@ -164,14 +166,12 @@ class TestCosimulation:
os.write(wt, to_bytes(buf)) os.write(wt, to_bytes(buf))
def testNoComm(self): def testNoComm(self):
try: with pytest.raises(CosimulationError) as excinfo:
Cosimulation(exe + ".cosimNoComm", **allSigs) Cosimulation(exe + "cosimNoComm", **allSigs)
except CosimulationError as e: assert excinfo.value.kind == _error.NoCommunication
assert e.kind == _error.NoCommunication
else:
raise AssertionError
def cosimNoComm(self): @staticmethod
def cosimNoComm():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
os.write(wt, b"FROM 0000") os.write(wt, b"FROM 0000")
@ -182,14 +182,12 @@ class TestCosimulation:
os.read(rf, MAXLINE) os.read(rf, MAXLINE)
def testFromSignalsDupl(self): def testFromSignalsDupl(self):
try: with pytest.raises(CosimulationError) as excinfo:
Cosimulation(exe + ".cosimFromSignalsDupl", **allSigs) Cosimulation(exe + "cosimFromSignalsDupl", **allSigs)
except CosimulationError as e: assert excinfo.value.kind == _error.DuplicateSigNames
assert e.kind == _error.DuplicateSigNames
else:
raise AssertionError
def cosimFromSignalsDupl(self): @staticmethod
def cosimFromSignalsDupl():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
buf = "FROM 00 " buf = "FROM 00 "
@ -199,14 +197,12 @@ class TestCosimulation:
os.write(wt, to_bytes(buf)) os.write(wt, to_bytes(buf))
def testToSignalsDupl(self): def testToSignalsDupl(self):
try: with pytest.raises(CosimulationError) as excinfo:
Cosimulation(exe + ".cosimToSignalsDupl", **allSigs) Cosimulation(exe + "cosimToSignalsDupl", **allSigs)
except CosimulationError as e: assert excinfo.value.kind == _error.DuplicateSigNames
assert e.kind == _error.DuplicateSigNames
else:
raise AssertionError
def cosimToSignalsDupl(self): @staticmethod
def cosimToSignalsDupl():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
buf = "TO 00 " buf = "TO 00 "
@ -216,12 +212,13 @@ class TestCosimulation:
os.write(wt, to_bytes(buf)) os.write(wt, to_bytes(buf))
def testFromSignalVals(self): def testFromSignalVals(self):
cosim = Cosimulation(exe + ".cosimFromSignalVals", **allSigs) cosim = Cosimulation(exe + "cosimFromSignalVals", **allSigs)
os.read(cosim._rt, MAXLINE) os.read(cosim._rt, MAXLINE)
cosim._hasChange = 1 cosim._hasChange = 1
cosim._put(0) cosim._put(0)
def cosimFromSignalVals(self): @staticmethod
def cosimFromSignalVals():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
buf = "FROM 00 " buf = "FROM 00 "
@ -239,7 +236,7 @@ class TestCosimulation:
assert vals == fromVals assert vals == fromVals
def testToSignalVals(self): def testToSignalVals(self):
cosim = Cosimulation(exe + ".cosimToSignalVals", **allSigs) cosim = Cosimulation(exe + "cosimToSignalVals", **allSigs)
for n in toSignames: for n in toSignames:
assert toSigs[n].next == 0 assert toSigs[n].next == 0
cosim._get() cosim._get()
@ -252,7 +249,8 @@ class TestCosimulation:
assert toSigs[n].next == 0 assert toSigs[n].next == 0
def cosimToSignalVals(self): @staticmethod
def cosimToSignalVals():
wt = int(os.environ['MYHDL_TO_PIPE']) wt = int(os.environ['MYHDL_TO_PIPE'])
rf = int(os.environ['MYHDL_FROM_PIPE']) rf = int(os.environ['MYHDL_FROM_PIPE'])
buf = "FROM 00 " buf = "FROM 00 "
@ -283,9 +281,8 @@ class TestCosimulation:
buf += " " buf += " "
os.write(wt, to_bytes(buf)) os.write(wt, to_bytes(buf))
def suite(): # def suite():
return unittest.makeSuite(CosimulationTest, 'test') # return unittest.makeSuite(TestCosimulation, 'test')
if __name__ == "__main__": if __name__ == "__main__":
unittest.main() getattr(TestCosimulation, sys.argv[1])()