FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Merged in alexforencich/myhdl/vpi_fix (pull request #16)

Browse Source 
Allow more arguments in icarus verilog VPI
This commit is contained in:
jandecaluwe 2015-02-18 18:55:58 +01:00
commit d2ba09a6f2
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
cosimulation/icarus/myhdl.c
View File

@ -7,7 +7,7 @@
#define MAXLINE 4096 #define MAXLINE 4096
#define MAXWIDTH 10 #define MAXWIDTH 10
#define MAXARGS 64 #define MAXARGS 1024
// #define DEBUG 1 // #define DEBUG 1
/* Sized variables */ /* Sized variables */