FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Added index entry to intbv conversion documentation

Browse Source
This commit is contained in:
Guenter Dannoritzer 2008-12-09 12:39:06 +01:00
parent e6ac4e8bef
commit d3929bea20
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/source/manual/conversion.rst
View File

@ -463,6 +463,8 @@ the type and bit width of the corresponding Verilog or VHDL object.
:class:`intbv` objects
----------------------
.. index:: single: intbv; conversion
Type :class:`intbv` is likely to be the workhorse for synthesizable
modeling in MyHDL. An :class:`intbv` instance behaves like a (mutable)
integer whose individual bits can be accessed and modified. Also, it