FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

travis: test bugs

Browse Source
This commit is contained in:
Keerthan Jaic 2015-03-29 18:09:40 -04:00
parent 40b396ccd4
commit d555826730
2 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.travis.yml
View File

@ -22,6 +22,7 @@ env:
- CI_TARGET=core
- CI_TARGET=icarus
- CI_TARGET=ghdl
- CI_TARGET=bugs
matrix:
allow_failures:

3
ci.sh
View File

@ -31,6 +31,9 @@ elif [ "$CI_TARGET" == "icarus" ]; then
elif [ "$CI_TARGET" == "ghdl" ]; then
run_test make -C "myhdl/test/conversion/general" GHDL
run_test make -C myhdl/test/conversion/toVHDL GHDL
elif [ "$CI_TARGET" == "bugs" ]; then
run_test make -C "myhdl/test/bugs" icarus
run_test make -C "myhdl/test/bugs" GHDL
fi
exit $foundError